

Computer Organization & Assembly Language Programming (CSE 2312)

Lecture 3

Taylor Johnson



Summary from Last Time

- Binary to decimal, decimal to binary, ASCII
- Structured computers
 - Multilevel computers and architectures
 - Abstraction layers



Announcements and Outline

- Quiz 1 on Blackboard site (due 11:59PM Friday)
 - Review binary arithmetic, Boolean operations, and representing numbers in binary
- Homework 1 on course website
 - Read chapter 1
- Review from last time
 - Structured computers
- Performance metrics




Review: Multilevel Architectures

Level 4	Operating System Level	C /
Level 3	Instruction Set Architecture (ISA) Level	Assembly / Machine Language
Level 2	Microarchitecture Level	n/a / Microcode
Level 1	Digital Logic Level	VHDL / Verilog
Level 0	el 0 Physical Device Level (Electronics)	



Review: Levels of Program Code

- High-level language
 - Level of abstraction closer to problem domain
 - Provides for productivity and portability
- Assembly language
 - Textual representation of instructions
- Hardware representation
 - Binary digits (bits)
 - Encoded instructions and data






Review: Computer Organization Overview

Evaluating


• CPU

- Executes instructions
- Memory
 - Stores programs and data
- Buses
 - Transfers data
- Storage
 - Permanent
- I/O devices
 - Input: keypad, mouse, touch
 - Output: printer, screen
 - Both (input and output), such as:
 - USB, network, Wifi, touch screen, hard drive






Review: Von Neumann Architecture



- Both data and program stored in memory
- Allows the computer to be "re-programmed"
- Input/output (I/O) goes through CPU
- I/O part is not representative of modern systems (direct memory access [DMA])
- Memory layout is representative of modern systems



Review: Abstract Processor Execution Cycle





Demonstration

- VMWare, QEMU, and ARM ISA and gdb
- We will use QEMU and ARM later in this course
 - Particularly for programming assignments
- ARM versus x86
 - ARM is prevalent in embedded systems and handheld devices, many of which have more limited resources than your x86/x86-64 PC
 - Limited resources sometimes requires being very efficient (in space/memory or time/processing complexity)
 - Potentially greater need to interface with hardware



		_ 🗇 🗙
Ubuntu - VMware Player (Non-commercial use only)		
	↑ • ♦ (SE) 40)	
	•• • •• ••	12:33 AM 🏾
2 3		
₩ 4 5		
~ 7		
0		
1		
<pre>B B B B B B B B B B B B B B B B B B B</pre>		
7		
0		
1		
2		
3		
4		
Reading symbols from example.elfdone.		
(gdb) c		
Continuing.		
	P• 🛆 🍐 🍪	11:33 PM atl 6 8/20/2014



-	Ubuntu - VMware Player (Non-commercial use only)	_ 8 ×
Player		
(Q)	File Edit View Search Terminal Help tjohnson@ubuntu:/mnt/hgfs/Dropbox/Class/cse2312/2013-fall/slides/cse2312_2013-10-08/ex00\$ ex00.tws example.elf example.list example_memmap example.s example.bin example.gdb example.log example.o Makefile	t₄ ៖ ୶ 12:34 AM ⇔ ls
	tjohnson@ubuntu:/mnt/hgfs/Dropbox/Class/cse2312/2013-fall/slides/cse2312_2013-10-08/ex00\$ pb -daemonize -m 128M -S -d in_asm,cpu,exec -kernel example.bin ; gdb-multiarch pulseaudio: set_sink_input_volume() failed pulseaudio: Reason: Invalid argument	qemu-system-arm -s -M versatile
	pulseaudio: set_sink_input_mute() failed pulseaudio: Reason: Invalid argument GNU gdb (Ubuntu 7.7-0ubuntu3.1) 7.7 Copyright (C) 2014 Free Software Foundation, Inc.	
E Contraction Cont	<pre>Copyright (C) 2014 Free SoftWare Foundation, Inc. License GPLv3+: GNU GPL version 3 or later <http: gnu.org="" gpl.html="" licenses=""> This is free software: you are free to change and redistribute it. There is NO WARRANTY, to the extent permitted by law. Type "show copying" and "show warranty" for details. This GDB was configured as "i686-linux-gnu". Type "show configuration" for configuration details. For bug reporting instructions, please see: <http: bugs="" gdb="" software="" www.gnu.org=""></http:>. Find the GDB manual and other documentation resources online at: <http: documentation="" gdb="" software="" www.gnu.org=""></http:>. For help, type "help". Type "apropos word" to search for commands related to "word". (gdb) set architecture arm The target architecture is assumed to be arm (gdb) target :1234 Undefined target command: ":1234". Try "help target".</http:></pre>	
(F	(gdb) target remote :1234 Remote debugging using :1234 0x00000000 in ?? ()	
		🔒 📕 🏲 🗠 🍐 🏀 🕄 📶 🔥 11:34 PM 8/20/2014



B	Ubuntu - VMware Player (Non-commercial use only)	_ 🗗 🗙
Player		د
	File Edit View Search Terminal Help	t₄ ∛ •≋ 12:34 AM ≉
	his GDB was configured as "i686-linux-gnu".	
	ype "show configuration" for configuration details.	
F	or bug reporting instructions, please see:	
	http://www.gnu.org/software/gdb/bugs/>.	
- Centre - F	ind the GDB manual and other documentation resources online at:	
	http://www.gnu.org/software/gdb/documentation/>.	
	or help, type "help".	
	ype "apropos word" to search for commands related to "word".	
	gdb) set architecture arm	
	he target architecture is assumed to be arm	
	gdb) target :1234	
• 🏈 l	Indefined target command: ":1234". Try "help target".	
(gdb) target remote :1234	
	emote debugging using :1234	
	x00000000 in ?? ()	
	gdb) symbol-file example.elf	
	eading symbols from example.elfdone.	
	gdb) c	
	Continuing.	
	C	
	rogram received signal SIGINT, Interrupt.	
	oop () at example.s:7	
7	/* 0x00010008 */ add r1,r1,#1 @ r1 := r1 + 1	
	gdb) q	
ļ	debugging session is active.	
	Inferior 1 [Remote target] will be killed.	
	uit anyway? (y or n) y	
1 t	.johnson@ubuntu:/mnt/hgfs/Dropbox/Class/cse2312/2013-fall/slides/cse2312_2013-10-08/ex00\$	
		11:34 PM
		▲ 📕 📑 🏳 🗠 🍐 🗞 📆 📶 🏍 11:34 PM 8/20/2014



	Ubuntu - VMware	Player (Non-commercial use only)		- 🗗 🗙
Player				*₄ ∛ ≋ •≋ 12:50 AM ≎
GNU nano 2.2.6	File: exam	ple.s		
<pre>/* ADDR */ </pre>	/* Instructions / Data */ .globl _start _start:			
/* 0x00010000 */ /* 0x00010004 */	ldr ר0,=0x101f1000 mov ר1,#0	0 гО := 0x 101f 1000 0 г1 := 0		
/* 0x00010008 */ ./* 0x0001000c */ /* 0x00010010 */	loop: add r1,r1,#1 and r1,r1,#7 add r1,r1,#0x30	0 r1 := r1 + 1 0 r1 := r1 and 1111 0 r1 := r1 + 0011 000		
/* 0x00010014 */ /* 0x00010018 */ /* 0x0001001c */ /* 0x00010020 */ /* 0x00010024 */ /* 0x00010028 */	str r1,[r0] mov r2,#0x0D str r2,[r0] mov r2,#0x0A str r2,[r0] b loop	<pre>@ MEM[r0] := r1 @ r2 := 0x0D @ MEM[r0] := r2 @ r2 := 0x0A @ MEM[r0] := r2 @ goto loop</pre>		
	WriteOut ^R Read File Justify ^W Where Is	<mark>rote 16 lines]</mark> ^Y Prev Page ^V Next Page	<mark>^K</mark> Cut Text <mark>^U</mark> UnCut Text	<mark>^C</mark> Cur Pos <mark>^T</mark> To Spell
	🍳 📴 🖉			L 📄 🏲 🗠 🍐 😚 🛍 📶 🅠 11:50 PM 8/20/2014



Announcements and Outline

- Quiz 1 on Blackboard site (due 11:59PM Friday)
 - Review binary arithmetic, Boolean operations, and representing numbers in binary
- Homework 1 on course website
 - Read chapter 1
- Review from last time
 - Structured computers
- Performance metrics




Performance Metrics

- Performance is important in computer systems
- How to *quantitatively* compare different computer systems?
- How to do this in general?
 - Cars: MPG, speed, acceleration, towing capability, passengers, ...
 - Computer processors
 - execution time of a program (seconds)
 - instruction count (instructions executed in a program)
 - CPI: clock cycles per instruction (average number of clock cycles per instruction)
 - Clock cycle time (seconds per clock cycle)



Defining PerformanceWhich airplane has the best performance?





Some Units You Must Know

- Hertz (Hz): unit of frequency
- •1 Hz: once per second
- 1 Megahertz (1 MHz): one million times per second
- 1 Gigahertz (1 GHz): one billion times per second

- second: unit of time
 - 1 millisecond (1ms):
 a thousandth of a second.
 - 1 microsecond (1µs):
 a millionth of a second.
 - 1 nanosecond (1ns):a billionth of a second.
- Similarly for meters:
 - millimeter: a thousandth
 - micrometer: a millionth
 - nanometer: a billionth



Units of Memory

- One bit (binary digit): the smallest amount of information that we can store:
 - Either a 1 or a 0
 - Sometimes refer to 1 as high/on/true, 0 as low/off/false
- One byte = 8 bits
 - Can store a number from 0 to 255
- Kilobyte (KB): $10^3 = 1000$ bytes
- Kibibyte (KiB): $2^{10} = 1024$ bytes
- Kilobit: (Kb): $10^3 = 1000$ bits (125 bytes)
- Kibibit: (Kib): $2^{10} = 1024$ bits (128 bytes)




Metric Units

Exp.	Explicit	Prefix	Exp.	Explicit	Prefix
10 ⁻³	0.001	milli	10 ³	1,000	kilo
10 ⁻⁶	0.000001	micro	10 ⁶	1,000,000	mega
10 ⁻⁹	0.00000001	nano	10 ⁹	1,000,000,000	giga
10 ⁻¹²	0.00000000001	pico	10 ¹²	1,000,000,000,000	tera
10 ⁻¹⁵	0.00000000000001	femto	10 ¹⁵	1,000,000,000,000,000	peta
10 ⁻¹⁸	0.0000000000000000000000000000000000000	atto	10 ¹⁸	1,000,000,000,000,000,000	exa
10 ⁻²¹	0.0000000000000000000000000000000000000	zepto	10 ²¹	1,000,000,000,000,000,000,000	zetta
10 ⁻²⁴	0.0000000000000000000000000000000000000	yocto	10 ²⁴	1,000,000,000,000,000,000,000,000	yotta



Moore's Law for the Intel Family






Moore's Law

- Not a real "law" of nature, just a practical observation that has remained surprisingly accurate for decades
- Predicts a 60% annual increase in the number of transistors per chip
- Number of transistors on a chip doubles every 18 months
- Memory capacity doubles every 2 years
- Disk capacity doubles every year



The Power Wall



August 28, 2014



Moore's Law

- These observations are more like rules of thumb
- However, they have been good predictors since the 1960's, more than half a century!
- Moore's law originally was stated in 1965
- How long will this exponential growth in hardware capabilities grow?
 - Nobody really knows
 - Expected to continue for the next few years
 - When transistors get to be the size of an atom, hard to predict if and how this growth can continue



- Suppose average disk capacity right now is 1TB
- Suppose disk capacity doubles each year
- What will average disk capacity be in 5 years?



- Suppose average disk capacity right now is 1TB.
- Suppose disk capacity doubles each year.
- What will average disk capacity be in 5 years?
- Answer: 32 TB




- Suppose average number of instructions per second in 1960 was 100,000 (this number is made up)
- Suppose average number of instructions per second in 1970 was 10,000,000 (this number is made up)
- What would be Moore's law for the average number of instructions? How often does it double?




- Suppose average number of instructions per second in 1960 was 100,000 (this number is made up)
- Suppose average number of instructions per second in 1970 was 10,000,000 (this number is made up)
- What would be Moore's law for the average number of instructions? How often does it double?
- Answer:
 - In 10 years, this number increased by 100 times.
 - $100 = 2^{6.64}$
 - Thus, this number doubles every 10/6.64 years = about 18 months

UNIVERSITY OF TEXAS ARLINGTON Silicon Integrated Circuit Manufacturing Process



UNIVERSITY OF TEXAS ARLINGTON

A 12-inch (300mm) wafer of AMD Opteron X2 chips, the predecessor of Opteron X4 chips (Courtesy **AMD).** The number of dies per wafer at 100% yield is 117. The several dozen partially rounded chips at the boundaries of the wafer are useless; they are included because it's easier to create the masks used to pattern the silicon. This die uses a 90-nanometer technology, which means that the smallest transistors are approximately 90 nm in size, although they are typically somewhat smaller than the actual feature size, which refers to the size of the transistors as "drawn" versus the final manufactured size.





Integrated Circuit Cost


Cost per die =
$$\frac{\text{Cost per wafer}}{\text{Dies per wafer } \times \text{Yield}}$$

Dies per wafer \approx Wafer area/Die area
 $\text{Yield} = \frac{1}{(1+(\text{Defects per area} \times \text{Die area}/2))^2}$

- Nonlinear relation to area and defect rate
 - Wafer cost and area are fixed
 - Defect rate determined by manufacturing process
 - Die area determined by architecture and circuit design




Moore's Law



Moore's law predicts a 60 percent annual increase in the number of transistors that can be put on a chip. The data points given above and below the line are memory sizes, in bits.

CSE2312, Fall 2014

UNIVERSITY OF TEXAS ARLINGTON Growth in processor performance since the mid-1980 (relative to VAX 11/780 on SPECint benchmarks)



CSE2312, Fall 2014



Response Time and Throughput

- Response time
 - How long it takes to do a task
- Throughput
 - Total work done per unit time
 - e.g., tasks/transactions/... per hour
- How are response time and throughput affected by
 - Replacing the processor with a faster version?
 - Adding more processors?
- We'll focus on response time for now...



Relative Performance

- Define Performance = 1/Execution Time
- "X is n time faster than Y"

Performance_x/Performance_y = Execution time_y/Execution time_x = n

- Example: time taken to run a program
 - 10s on A, 15s on B
 - Execution Time_B / Execution Time_A = 15s / 10s = 1.5
 - So A is 1.5 times faster than B




Measuring Execution Time

• Elapsed time

- Total response time, including all aspects
 - Processing, I/O, OS overhead, idle time
- Determines system performance
- CPU time
 - Time spent processing a given job
 - Discounts I/O time, other jobs' shares
 - Comprises user CPU time and system CPU time
 - Different programs are affected differently by CPU and system performance



CPU Clocking Operation of digital hardware governed by a constantrate clock



- Clock period: duration of a clock cycle
 - e.g., 250ps = 0.25ns = 250×10⁻¹²s
- Clock frequency (rate): cycles per second
 - e.g., 4.0GHz = 4000MHz = 4.0×10⁹Hz



CPU Time

CPUTime = CPUClock Cycles × Clock Cycle Time

CPUClock Cycles Clock Rate

- Performance improved by
 - Reducing number of clock cycles
 - Increasing clock rate
 - Hardware designer must often trade off clock rate against cycle count



- CPU Time Example Computer A: 2GHz clock, 10s CPU time
- Designing Computer B
 - Aim for 6s CPU time
 - Can do faster clock, but causes 1.2 × clock cycles
- How fast must Computer B clock be?

$$Clock Rate_{B} = \frac{Clock Cycles_{B}}{CPU Time_{B}} = \frac{1.2 \times Clock Cycles_{A}}{6s}$$

$$Clock Cycles_{A} = CPU Time_{A} \times Clock Rate_{A}$$

$$= 10s \times 2GHz = 20 \times 10^{9}$$

$$Clock Rate_{B} = \frac{1.2 \times 20 \times 10^{9}}{6s} = \frac{24 \times 10^{9}}{6s} = 4GHz$$



Instruction Count and CPI

 $Clock \ Cycles = Instruction \ Count \times Cycles \ per \ Instruction$

CPU Time = Instruction Count × CPI × Clock Cycle Time

Instruction Count × CPI

Clock Rate

- Instruction Count for a program = number of instructions in program
 - Determined by program, ISA and compiler
- Average cycles per instruction (CPI) = number of cycles to execute an instruction (on average)
 - Determined by CPU hardware
 - If different instructions have different CPI
 - Average CPI affected by instruction mix



CPI Example

- Computer A: Cycle Time = 250ps, CPI = 2.0
- Computer B: Cycle Time = 500ps, CPI = 1.2
- Same ISA
- Which is faster, and by how much?

```
\begin{array}{l} \mathsf{CPUTime}_{\mathsf{A}} = \mathsf{Instruction} \, \mathsf{Count} \times \mathsf{CPI}_{\mathsf{A}} \times \mathsf{CycleTime}_{\mathsf{A}} \\ = \mathsf{I} \times 2.0 \times 250 \, \mathsf{ps} = \mathsf{I} \times 500 \, \mathsf{ps} & & \mathsf{A} \text{ is faster...} \\ \mathsf{CPUTime}_{\mathsf{B}} = \mathsf{Instruction} \, \mathsf{Count} \times \mathsf{CPI}_{\mathsf{B}} \times \mathsf{CycleTime}_{\mathsf{B}} \\ = \mathsf{I} \times 1.2 \times 500 \, \mathsf{ps} = \mathsf{I} \times 600 \, \mathsf{ps} \\ \hline \mathsf{CPUTime}_{\mathsf{B}} \\ = \frac{\mathsf{I} \times 600 \, \mathsf{ps}}{\mathsf{I} \times 500 \, \mathsf{ps}} = 1.2 & & & \mathsf{...by this much} \end{array}
```




CPI in More Detail

 If different instruction classes take different numbers of cycles

Clock Cycles =
$$\sum_{i=1}^{n} (CPI_i \times Instruction Count_i)$$

Weighted average CPI





CPI Example

• Alternative compiled code sequences using instructions in classes A, B, C


Class	A	В	С
CPI for class	1	2	3
IC in sequence 1	2	1	2
IC in sequence 2	4	1	1

- Sequence 1: IC = 5
 - Clock Cycles
 = 2×1 + 1×2 + 2×3
 = 10
 - Avg. CPI = 10/5 = 2.0

- Sequence 2: IC = 6
 - Clock Cycles
 = 4×1 + 1×2 + 1×3
 = 9
 - Avg. CPI = 9/6 = 1.5



Performance Summary



- Performance depends on
 - Algorithm: affects IC, possibly CPI
 - Programming language: affects IC, CPI
 - Compiler: affects IC, CPI
 - Instruction set architecture: affects IC, CPI, T_c



- Reducing PowerSuppose a new CPU has
 - 85% of capacitive load of old CPU
 - 15% voltage and 15% frequency reduction

$$\frac{P_{new}}{P_{old}} = \frac{C_{old} \times 0.85 \times (V_{old} \times 0.85)^2 \times F_{old} \times 0.85}{C_{old} \times V_{old}^2 \times F_{old}} = 0.85^4 = 0.52$$


- The power wall
 - We can't reduce voltage further
 - We can't remove more heat

How else can we improve performance?



SPEC CPU Benchmark

- Programs used to measure performance
 - Supposedly typical of actual workload
- Standard Performance Evaluation Corp (SPEC)
 - Develops benchmarks for CPU, I/O, Web, ...
- SPEC CPU2006
 - Elapsed time to execute a selection of programs
 Negligible I/O, so focuses on CPU performance
 - Normalize relative to reference machine
 - Summarize as geometric mean of performance ratios
 - CINT2006 (integer) and CFP2006 (floating-point)






SPECint2006 / CINT2006 for Intel Core i7 920

Description	Name	Instruction Count x 10 ⁹	CPI	Clock cycle time (seconds x 10 ⁻⁹)	Execution Time (seconds)	Reference Time (seconds)	SPECratic
Interpreted string processing	perl	2252	0.60	0.376	508	9770	19.2
Block-sorting compression	bzip2	2390	0.70	0.376	629	9650	15.4
GNU C compiler	gcc	794	1.20	0.376	358	8050	22.5
Combinatorial optimization	mcf	221	2.66	0.376	221	9120	41.2
Go game (AI)	go	1274	1.10	0.376	527	10490	19.9
Search gene sequence	hmmer	2616	0.60	0.376	590	9330	15.8
Chess game (AI)	sjeng	1948	0.80	0.376	586	12100	20.7
Quantum computer simulation	libquantum	659	0.44	0.376	109	20720	190.0
Video compression	h264avc	3793	0.50	0.376	713	22130	31.0
Discrete event simulation library	omnetpp	367	2.10	0.376	290	6250	21.5
Games/path finding	astar	1250	1.00	0.376	470	7020	14.9
XML parsing	xalancbmk	1045	0.70	0.376	275	6900	25.1
Geometric mean	-	_	-	_	-	_	25.7



Pitfall: MIPS as a Performance Metric

- MIPS: Millions of Instructions Per Second
 - Doesn't account for
 - Differences in ISAs between computers
 - Differences in complexity between instructions



CPI varies between programs on a given CPU



Technological and Economic Forces

- Improvements in hardware creates opportunities for new applications
- New applications attract new businesses
- New businesses drive competition
- Competition drives improvements in hardware



Technological and Economic Forces

- "Software is a gas. It expands to fill the container holding it."
 - Nathan Myhrvold, former Microsoft executive.
- Software expands with additional features, to exploit new hardware capabilities.
- Software expansion creates need for better hardware.



Chapter 1 Summary

- Cost/performance is improving
 - Due to underlying technology development
- Hierarchical layers of abstraction
 - In both hardware and software
- Instruction set architecture
 - The hardware/software interface
- Execution time: the best performance measure
- Power is a limiting factor
 - Use parallelism to improve performance



Summary

- Reviewed structured computers
- Basic performance metrics, units
- Quiz 1 on Blackboard
- Homework 1



Questions?





SPEC Power Benchmark

- Power consumption of server at different workload levels
 - Performance: ssj_ops/sec
 - Power: Watts (Joules/sec)

Overall ssj_ops per Watt =
$$\left(\sum_{i=0}^{10} ssj_ops_i\right) / \left(\sum_{i=0}^{10} power_i\right)$$



SPECpower_ssj2008 for Xeon X5650

Target Load %	Performance (ssj_ops)	Average Power (Watts)		
100%	865,618	258		
90%	786,688	242		
80%	698,051	224		
70%	607,826	204		
60%	521,391	185		
50%	436,757	170		
40%	345,919	157		
30%	262,071	146		
20%	176,061	135		
10%	86,784	121		
0%	0	80		
Overall Sum	4,787,166	1,922		
Σ ssj_ops/ Σ power =		2,490		



Pitfall: Amdahl's Law

• Improving an aspect of a computer and expecting a proportional improvement in overall performance

$$T_{improved} = \frac{T_{affected}}{improvement factor} + T_{unaffected}$$

- Example: multiply accounts for 80s/100s
 - How much improvement in multiply performance to get 5x overall?

$$20 = \frac{80}{n} + 20$$
 • Can't be done!

Corollary: make the common case fast



Fallacy: Low Power at Idle

Look back at i7 power benchmark

- At 100% load: 258W
- At 50% load: 170W (66%)
- At 10% load: 121W (47%)
- Google data center
 - Mostly operates at 10% 50% load
 - At 100% load less than 1% of the time
- Consider designing processors to make power proportional to load