

# Computer Organization & Assembly Language Programming (CSE 2312)

Lecture 17: More Processor Pipeline, Other Parallelism, and Debugging with GDB

**Taylor Johnson** 





#### Announcements and Outline

- Programming assignment 1 assigned soon
- ERB Labs with QEMU software installed (boot to Red Hat partition in dual boot) ERB124: qemuuser qemuuser124 ERB125: qemuuser qemuuser125 ERB131: qemuuser qemuuser131 ERB132: qemuuser qemuuser132
- More Pipelining
- More Running ARM assembly programs with QEMU and debugging with gdb
  - Debugging a basic procedure and looking at the stack
  - Debugging a recursive procedure and looking at the stack



#### Review: Abstract Processor Execution Cycle








#### ARM 3 Stage Pipeline

- Stages: fetch, decode, execute
- PC value = instruction being fetched
- PC 4: instruction being decoded
- PC 8: instruction being executed
- Beefier ARM variants use deeper pipelines (5 stages, 13 stages)




#### **Review: Un-Pipelined Laundry**







#### Review: Pipelined Laundry











WB Data




#### Hazards

- Hazard: next instruction cannot execute in next cycle
- Data hazards: instruction depends on result of prior instruction
  - Example:
    - store 0x1234 r0
    - load r0 0x1234
    - Problem: load cannot occur until store has completed
  - Solution: stall, out-of-order execution, register forwarding
- Structural Hazards:
  - Solution: stall
- Control Hazards: direction of control flow (e.g., branch) depends on prior instructions
  - Solution: stall, branch prediction








October 16, 2014



# Flynn's Taxonomy



- SISD: Single Instruction, Single Data
  - Classical Von Neumann
- SIMD: Single Instruction, Multiple Data
  - GPUs
- MISD: Multiple Instruction, Single Data
  - More exotic: fault-tolerant computers using task replication (Space Shuttle flight control computers)
- MIMD: Multiple Instruction, Multiple Data
  - Multiprocessors, multicomputers, server farms, clusters, ...

#### UNIVERSITY OF TEXAS ARLINGTON Design Principles for Modern Computers

- All (or most) instructions directly executed by hardware.
- Maximize rate at which instructions are issued. Issuing instructions rapidly and processing them in parallel leads to higher efficiency, and can compensate up to a degree for longer completion times for each instruction.
- Instructions should be easy to decode, especially to figure out what resources they need (so as to issue instructions for which resources are available).

#### UNIVERSITY OF TEXAS ARLINGTON Design Principles for Modern Computers

- Only loads and stores should reference memory.
  - Memory is slow to access. Loads and stores can be overlapped with other instructions that use the registers and the ALU.
- Provide plenty of registers.
  - Again, memory is slow, so it is good to have enough registers, so that data can be kept until it is no longer needed (instead of swapping data repeatedly in and out of registers because of limited register space).

#### UNIVERSITY OF TEXAS ARLINGTON Optimizing Fetch-Decode-Execute

- 1. Fetch next instruction from memory
- 2. Change program counter to point to next instruction
- 3. Determine type of instruction just fetched
- 4. If instruction uses a word in memory, locate it
- 5. Fetch word, if needed, into a CPU register.
- 6. Execute instruction.
- 7. The cycle is completed. Go to step 1 to begin executing the next instruction.
- Long ago, people noticed that **fetch** takes a long time. How can we make up for that delay?



# A Simple Two-Step Pipeline

- While one instruction is executed, fetch the next instruction.
- Thus, the execution of the next instruction starts **before** the execution of the current instruction finishes.
  - Tick 1: fetch instruction 1.
  - Tick 2: decode/execute instruction 1, fetch instruction 2.
  - Tick 3: decode/execute instruction 2, fetch instruction 3.
  - Tick 4: decode/execute instruction 3, fetch instruction 4.
  - ...
- What do we gain by pipelining? **Speed**.
  - No need to spend any time waiting for fetches.



# Pipelining in General (1)

- The instruction execution cycle uses different resources at different steps:
  - Fetch: Memory to fetch the instruction.
  - Decode: The decoder to decode the instruction.
  - Execute: Move data to ALU input registers.
  - Execute: Apply ALU operation to data.
  - Execute: Move data from ALU output register.




# Pipelining in General (2)

- The instruction execution cycle uses different resources at different steps.
- This means that at each execution step, the instruction uses only a small part of the CPU hardware.
- The key idea in pipelining is that we can process steps of multiple instructions simultaneously, as long as these steps use different resources.
- This idea is also called **instruction-level parallelism**.
- Modern architectures may use pipelines of 12 or more steps.



# **Illustration of Pipelining**

Figure 2-4. (a) A five-stage pipeline. (b) The state of each stage as a function of time. Nine clock cycles are illustrated





## Benefits of Pipelining

- Suppose that a single instruction takes 10 nanoseconds to execute, and we have a pipeline of length 5.
  - Without pipelining, we can execute 100 million instructions per second.
  - Using pipelining, in the best case, we can execute ??? instructions per second.
  - Using pipelining, in the worst case, we can execute ??? instructions per second.



# Benefits of Pipelining

- Suppose that a single instruction takes 10 nanoseconds to execute, and we have a pipeline of length 5.
  - Without pipelining, we can execute 100 million instructions per second.
  - Using pipelining, in the best case, we can execute 500 million instructions per second.
  - Using pipelining, in the worst case, we can execute 100 instructions per second.
- Are these (best-case number, worst-case number) meaningful measures?



# Benefits of Pipelining

- Suppose that a single instruction takes 10 nanoseconds to execute, and we have a pipeline of length 5.
  - Without pipelining, we can execute 100 million instructions per second.
  - Using pipelining, in the best case, we can execute 500 million instructions per second.
  - Using pipelining, in the worst case, we can execute 100 instructions per second.
- Sometimes pipelines cannot be fully utilized.
  - The average number of instructions per second is harder to compute (and depends on the code that is used in the simulations), but more useful as a measure.



• Can you think of a case where pipelines cannot be fully utilized?

# UNIVERSITY OF TEXAS ARLINGTON Issues with Pipelining: Data Dependencies

- Suppose we have a sequence of instructions, such that each instruction uses the result of the previous one.
- Then, can we evaluate those instructions in a pipeline manner?
- Possibly, but we must wait until the result of the previous instruction is available.
  - Instructions at a certain point in the timeline may pause for a few clock ticks before proceeding.



### Example of Data Dependencies

- Let's look at an example of code in assembly.
  - For now we use a made-up assembly language, but it is similar to typical assembly languages we will see later.
- We define three instructions:
  - add A B C:
    - Adds contents of registers B and C, stores result in register A.
  - load A address:
    - Loads data from the specified memory address to register A.
  - store A address:
    - Stores data from register A to the specified memory address.

instruction 1: load R1 address1	instruction 6: load R5 address3
instruction 2: load R2 address2	instruction 7: load R6 address4
instruction 3: add R3 R1 R2	instruction 8: add R7 R5 R6
instruction 4: add R4 R2 R3	instruction 9: add R8 R6 R7
instruction 5: store R4 address1	instruction 10: store R8 address4

Step T5: Cannot do operand fetch on instruction 3. The operands of instruction 3 are R1 and R2, and they do not contain the right data until instructions 1 and 2 finish executing (step T6).

Time	T1	T2	Т3	T4	Т5	Т6	T7	Т8	Т9	T10	T11	T12	T13	T14
Instruction fetch	1	2	3	4	4	4	5	5	5	6	6	6	7	8
Decode	х	1	2	3	3	3	4	4	4	5	5	5	6	7
Operand fetch	х	х	1	2	х	х	3	х	х	4	х	х	5	6
Execute operation	х	х	х	1	2	х	х	3	х	х	4	х	х	5
Write back result	х	х	х	х	1	2	х	х	3	х	х	4	х	х

instruction 1: load R1 address1	instruction 6: load R5 address3
instruction 2: load R2 address2	instruction 7: load R6 address4
instruction 3: add R3 R1 R2	instruction 8: add R7 R5 R6
instruction 4: add R4 R2 R3	instruction 9: add R8 R6 R7
instruction 5: <b>store R4 address1</b>	instruction 10: store R8 address4

Step T8: Cannot do operand fetch on instruction 4. One operand of instruction 4 is R3, and it does not contain the right data until instruction3 finishes executing (step T6).

Time	T1	T2	Т3	T4	T5	Т6	Τ7	Т8	Т9	T10	T11	T12	T13	T14
Instruction fetch	1	2	3	4	4	4	5	5	5	6	6	6	7	8
Decode	х	1	2	3	3	3	4	4	4	5	5	5	6	7
Operand fetch	х	х	1	2	х	х	3	х	х	4	х	х	5	6
Execute operation	х	х	х	1	2	х	х	3	х	х	4	х	х	5
Write back result	х	х	х	х	1	2	х	x	3	х	х	4	х	х

instruction 1: load R1 address1	instruction 6: load R5 address3
instruction 2: load R2 address2	instruction 7: load R6 address4
instruction 3: add R3 R1 R2	instruction 8: add R7 R5 R6
instruction 4: add R4 R2 R3	instruction 9: add R8 R6 R7
instruction 5: store R4 address1	instruction 10: store R8 address4

Step T11: Cannot do operand fetch on instruction 5. One operand of instruction 5 is R5, which does not contain the right data until instruction 4 finishes executing (step T12).

Time	T1	T2	Т3	T4	T5	Т6	T7	Т8	Т9	T10	T11	T12	T13	T14
Instruction fetch	1	2	3	4	4	4	5	5	5	6	6	6	7	8
Decode	х	1	2	3	3	3	4	4	4	5	5	5	6	7
Operand fetch	х	х	1	2	х	х	3	х	х	4	х	х	5	6
Execute operation	х	х	х	1	2	х	х	3	х	х	4	х	х	5
Write back result	х	х	х	х	1	2	х	х	3	х	x	4	х	х

instruction 1: load R1 address1	instruction 6: load R5 address3
instruction 2: load R2 address2	instruction 7: load R6 address4
instruction 3: add R3 R1 R2	instruction 8: add R7 R5 R6
instruction 4: add R4 R2 R3	instruction 9: add R8 R6 R7
instruction 5: store R4 address1	instruction 10: store R8 address4

Compare to what would happen if we could keep the pipeline always full (which is simply impossible if we execute these instructions in the order in which they are given.

Time	T1	T2	Т3	T4	T5	Т6	T7	Т8	Т9	T10	T11	T12	T13	T14
Instruction fetch	1	2	3	4	5	6	7	8	9	10	х	х	х	х
Decode	х	1	2	3	4	5	6	7	8	9	10	х	х	Х
Operand fetch	х	х	1	2	3	4	5	6	7	8	9	10	х	Х
Execute operation	х	х	х	1	2	3	4	5	6	7	8	9	10	х
Write back result	х	х	х	х	1	2	3	4	5	6	7	8	9	10

instruction 1: load R1 address1instruction 6: load R5 address3instruction 2: load R2 address2instruction 7: load R6 address4instruction 3: add R3 R1 R2instruction 8: add R7 R5 R6instruction 4: add R4 R2 R3instruction 9: add R8 R6 R7instruction 5: store R4 address1instruction 10: store R8 address4

#### Compare to what would happen if we did not use any pipelining whatsoever.

Time	T1	Т2	Т3	T4	T5	Т6	Τ7	Т8	Т9	T10	T11	T12	T13	T14
Instruction fetch	1	х	х	х	х	2	х	х	х	х	3	х	х	х
Decode	х	1	х	х	х	х	2	х	х	х	х	3	х	х
Operand fetch	х	х	1	Х	х	х	х	2	х	х	х	х	3	х
Execute operation	х	х	х	1	х	х	х	х	2	х	х	х	х	3
Write back result	х	х	х	х	1	х	х	х	х	2	х	х	х	х

instruction 1: load R1 address1instruction 6: load R5 address3instruction 2: load R2 address2instruction 7: load R6 address4instruction 3: add R3 R1 R2instruction 8: add R7 R5 R6instruction 4: add R4 R2 R3instruction 9: add R8 R6 R7instruction 5: store R4 address1instruction 10: store R8 address4

There is one trick, widely used, to make pipelining more efficient: **out-of-order execution** of instructions.

The program below is a reordered version of the program above.

instruction 1: load R1 address1instruction 8: add R7 R5 R6instruction 2: load R2 address2instruction 4: add R4 R2 R3instruction 6: load R5 address3instruction 9: add R8 R6 R7instruction 7: load R6 address4instruction 5: store R4 address1instruction 3: add R3 R1 R2instruction 10: store R8 address4

Instructions are reordered so that more of them can be executed at the same time. Of course, we must be very careful: **Out-of-order execution should never change the result.** 

instruction 1: load R1 address1 instruction 2: load R2 address2 instruction 6: load R5 address3 instruction 7: load R6 address4 instruction 3: add R3 R1 R2

instruction 8: add R7 R5 R6
instruction 4: add R4 R2 R3
instruction 9: add R8 R6 R7
instruction 5: store R4 address1
instruction 10: store R8 address4

#### **Execution of reordered instructions: the pipeline gets more fully utilized.**

Time	T1	T2	Т3	T4	T5	Т6	T7	Т8	Т9	T10	T11	T12	T13	T14
Instruction fetch	1	2	6	7	3	8	4	4	9	5	5	10	10	х
Decode	х	1	2	6	7	3	8	8	4	9	9	5	5	10
Operand fetch	х	х	1	2	6	7	3	х	8	4	х	9	х	5
Execute operation	х	х	х	1	2	6	7	3	х	8	4	х	9	х
Write back result	х	х	х	х	1	2	6	7	3	х	8	4	х	9



## **Out-of-Order Execution**

- Not covered in the textbook.
- For more information, read:

http://en.wikipedia.org/wiki/Out-of-order\_execution

- Key idea:
  - Fetched instructions do not go directly to the pipeline. Instead, they join an instruction queue.
  - An instruction is held in that queue until its operands are available. Then, it is allowed to enter the pipeline.
- Out-of-order execution requires more complicated CPUs.
- Now standard in desktop/laptop processors.



Issues with Pipelining: Branching

- Suppose we have a branching statement (if, else).
- Until that statement is executed, the next statement is not known. Thus, the CPU does not know what to put in the pipeline after the branching statement.
- Common solution: guess (formal term: branch prediction).
- If the guess is wrong, <u>undo the work that was based</u> on guessing, and resume.
- Not covered in the textbook. For more information, read:


http://en.wikipedia.org/wiki/Branch\_predictor



#### Superscalar Architectures (1)

Figure 2-5. Dual five-stage pipelines with a common instruction fetch unit.

- Dual five-stage pipelines with common instruction fetch unit
  - Fetches pairs of instructions together and puts each into its own pipeline
  - Two instructions must not conflict over resource usage
  - Neither must depend on the results of others





Superscalar Architectures (2)

- If one pipeline is good, two pipelines are even better.
  - Is that correct?




## Superscalar Architectures (2)

- If one pipeline is good, two pipelines are even better.
  - Is that correct? Yes, it is fairly easy to prove that moving from one to two pipelines will never hurt performance, and on average it will improve performance.
- Same issues involved when using a single pipeline arise here:
  - Cannot execute instructions until their operands are available.
  - Cannot execute instructions in parallel if they use the same resource (i.e., write result on the same register at the same time).
  - Branch predictions are used (and may go wrong).
  - Out-of-order execution is widely used, improves efficiency.



#### Superscalar Architectures (3)

Figure 2-6. A superscalar processor with five functional units. Intuition: S3 stage issues instructions considerably faster than the S4 stage can execute them





#### Superscalar Architectures (4)

- The previous figure assumes that S3 (operand fetch) works match faster than S4 (execution).
  - That is indeed the typical case.
- This type of architecture requires the CPU to have multiple units for the same function.
  - For example, multiple ALUs.
- This type of architecture is nowadays common, due to improved hardware capabilities.



#### Processor-Level Parallelism

- The idea behind Processor-Level Parallelism:
  - multiple processors are better than a single processor.
- However, there are several intermediate designs between a single processor and multiple processors:
  - Data parallel computers.
    - Single Instruction-stream Multiple Data-stream (SIMD) processors.
    - Vector Processors.
  - Multiprocessors.
  - Multiple computers.




#### Data Parallelism

- Many problems, especially in the physical sciences, engineering, and graphics, involve performing the same exact calculations on different data.
- Example: making an image brighter.
  - An image is a 2-dimensional array of pixels.
  - Each pixel contains three numbers: R, G, B, describing the color of that pixel (how much red, green, and blue it contains).
  - We perform the same numerical operation (adding a constant) on thousands (or millions) of different pixels.
- Graphics cards and video game platforms perform such operations on a regular basis.



#### Data Parallel Computers





#### SIMD Processors

- SIMD stands for Single Instruction-stream Multiple Data-stream.
- There are multiple processors.
- There is a single control unit, executing a single sequence of instructions.
- Each instruction in the sequence is broadcast to all processors.
- Each processor applies the instruction on its own local data, from its own memory.
- Why is this any better than just using multiple processors?



#### SIMD Processors

- The multiple processors in a SIMD architecture are greatly simplified, because they do not need a control unit.
- For example, it is a lot cheaper to design and massproduce a SIMD machine with 1000 processors, than a regular machine with 1000 processors, since the SIMD processors do not need control units.




Vector Processors

- Applicable in exactly the same case as SIMD processors:
  - when the same sequence of instructions is applied to many sets of different data.
- This problem allows for very large pipelines.
  - applying the same set of instructions on different data means there are no dependencies/conflicts among instructions.
  - To support these very large pipelines, the CPU needs a large number of registers, to hold the data of all instructions in the pipeline.



#### Multiprocessors (1)

#### • Figure 2-8. (a) A single-bus multiprocessor.






# Multiprocessors (2)

- The design in the previous slide uses a single bus, connecting multiple CPUs with the same memory.
- Advantage: compared to SIMD machines and vector processors, multiprocessor machines can execute different instructions at the same time.
- Advantage: having a single memory makes programming easy (compared to multiple memories).
- Disadvantage: if multiple CPUs try to access the main memory at the same time, the bus cannot support all of them simultaneously.
  - Some CPUs have to wait, so they do not get used at 100% efficiency.



• Figure 2-8(b) A multicomputer with local memories.



50



Multicomputers (2)

- At some point (close to 256 processors these days), multiprocessors reach their limit.
  - Hard to connect that many processors to a single memory.
  - Hard to avoid conflicts (multiple CPUs reading/writing the same memory location).
- Multicomputers are the logical next step:
  - Multiple processors.
  - Each processor has its own bus and memory.
- Easy to scale, for example to 250,000 computers.




#### Multicomputers (3)

- Major disadvantage of microcomputers: they are difficult to program:
  - a single C or Java program is not sufficient.
  - hard to divide instructions and data appropriately.
  - hard to combine multiple results together.



# Flynn's Taxonomy



- SISD: Single Instruction, Single Data
  - Classical Von Neumann
- SIMD: Single Instruction, Multiple Data
  - GPUs
- MISD: Multiple Instruction, Single Data
  - More exotic: fault-tolerant computers using task replication (Space Shuttle flight control computers)
- MIMD: Multiple Instruction, Multiple Data
  - Multiprocessors, multicomputers, server farms, clusters, ...



#### Summary

#### • Pipelines

- Instruction-level parallelism
  - Running pieces of several instructions simultaneously to make the most use of available fixed resources (think laundry)
- Other forms of parallelism: Flynn's taxonomy
- Know what make does
- Know how to start QEMU
- Know how to start GDB
- Start learning how to interact and debug with GDB
  - Saw example of debugging the stack, etc.



#### Questions?





# More on Pipelining

CSE 2312 Computer Organization and Assembly Language Programming Vassilis Athitsos University of Texas at Arlington



- 1. Fetch next instruction from memory
- 2. Change program counter to point to next instruction
- 3. Determine type of instruction just fetched
- 4. If instruction uses a word in memory, locate it
- 5. Fetch word, if needed, into a CPU register.
- 6. Execute instruction.
- 7. The clock cycle is completed. Go to step 1 to begin executing the next instruction.



## **Toy ISA Instructions**

- add A B C:
  - Adds contents of registers B and C, stores result in register A.
- addi A C N:
  - Adds integer N to contents of register C, stores result in register A.
- load A address:
  - Loads data from the specified memory address to register A.
- store A address:
  - Stores data from register A to the specified memory address.
- goto line:
  - Set the instruction counter to the specified line. That line should be executed next.
- if A line:
  - If the contents of register A are NOT 0, set the instruction counter to the specified line. That line should be be executed next.



#### **Defining Pipeline Behavior**

- In the following slides, we will explicitly define how each instruction goes through the pipeline.
- This is a toy ISA that we have just made up, so the following conventions are designed to be simple, and easy to apply.
- You may find that, in some cases, we could have followed other conventions that would make execution even more efficient.



#### Pipeline Steps for: add A B C

- Fetch Step:
- Decode Step:
- Operand Fetch Step:
- Execution Step:
- Output Save Step:

• NOTES:



## Pipeline Steps for: add A B C

- Fetch Step: Fetch instruction from memory location specified by PC. Increment PC to point to the next instruction.
- **Decode Step:** Determine that this statement uses the ALU, takes input from registers B and C, and modifies register A.
- **Operand Fetch Step:** Copy contents of registers B and C to ALU input registers.
- Execution Step: The ALU unit performs addition.
- Output Save Step: The result of the addition is copied to register A.
- NOTES: This instruction must wait at the decode step until all previous instructions have finished modifying the contents of registers B and C.



#### Pipeline Steps for: addi A C N

- Fetch Step:
- Decode Step:
- Operand Fetch Step:
- Execution Step:
- Output Save Step:

• NOTES:



# Pipeline Steps for: addi A C N

- Fetch Step: Fetch instruction from memory location specified by PC. Increment PC to point to the next instruction.
- **Decode Step:** Determine that this statement uses the ALU, takes input from register C, and modifies register A.
- **Operand Fetch Step:** Copy content of register C into one ALU input register, copy integer N into the other ALU input register.
- Execution Step: The ALU unit performs addition.
- Output Save Step: The result of the addition is copied to register A.
- NOTES: This instruction must wait at the decode step until all previous instructions have finished modifying the contents of register C.



## Pipeline Steps for: load A address

- Fetch Step:
- Decode Step:
- Operand Fetch Step:
- Execution Step:
- Output Save Step:

• NOTES:



# Pipeline Steps for: load A address

- Fetch Step: Fetch instruction from memory location specified by PC. Increment PC to point to the next instruction.
- **Decode Step:** Determine that this statement accesses memory, takes input from **address**, and modifies register A.
- Operand Fetch Step: Not applicable for this instruction.
- Execution Step: The bus brings to the CPU the contents of address.
- Output Save Step: The data brought by the bus is copied to register A.
- NOTES: This instruction must wait at the decode step until all previous instructions have finished modifying the contents of address.



#### Pipeline Steps for: store A address

- Fetch Step:
- Decode Step:
- Operand Fetch Step:
- Execution Step:
- Output Save Step:

• NOTES:



## Pipeline Steps for: store A address

- Fetch Step: Fetch instruction from memory location specified by PC. Increment PC to point to the next instruction.
- **Decode Step:** Determine that this statement accesses memory, takes input from register A, and modifies **address**.
- Operand Fetch Step: Not applicable for this instruction.
- Execution Step: The bus receives the contents of register A from the CPU.
- Output Save Step: The bus saves the data at address.
- NOTES: This instruction must wait at the decode step until all previous instructions have finished modifying the contents of register A.



## Pipeline Steps for: goto line

- Fetch Step:
- Decode Step:
- Operand Fetch Step:
- Execution Step:
- Output Save Step:

• NOTES:



# Pipeline Steps for: goto line

- Fetch Step: Fetch instruction from memory location specified by PC. Increment PC to point to the next instruction.
- Decode Step: Determine that this statement is a goto. Flush (erase) what is stored at the fetch step in the pipeline.
- Operand Fetch Step: Not applicable for this instruction.
- Execution Step: Not applicable for this instruction.
- Output Save Step: The program counter (PC) is set to the specified line.
- NOTES: See next slide.



## Pipeline Steps for: goto line

- **NOTES:** When a **goto** instruction completes the decode step:
  - The pipeline **stops receiving** any new instructions. However, instructions that entered the pipeline **before** the **goto** instruction continue normal execution.
  - The pipeline ignores and does not process any further the instruction that was fetched while the **goto** instruction was decoded.
- Fetching statements resumes as soon as the goto instruction has finished executing, i.e., when the goto instruction has completed the output save step.



#### Pipeline Steps for: if A line

- Fetch Step:
- Decode Step:
- Operand Fetch Step:
- Execution Step:
- Output Save Step:

• NOTES:



# Pipeline Steps for: if A line

- Fetch Step: Fetch instruction from memory location specified by PC. Increment PC to point to the next instruction.
- **Decode Step:** Determine that this statement is an **if** and that it accesses register **A**. Flush (erase) what is stored at the fetch step in the pipeline.
- **Operand Fetch Step:** Copy contents of register A to first ALU input register.
- Execution Step: The ALU compares the first input register with 0, and outputs 0 if the input register equals 0, outputs 1 otherwise.
- Output Save Step: If the ALU output is 1, the program counter (PC) is set to the specified line. Nothing done otherwise.
- NOTES: See next slide.



# Pipeline Steps for: if A line

- **NOTE 1:** an **if** instruction must wait at the decode step until all previous instructions have finished modifying register A.
- When an **if** instruction completes the decode step:
  - The pipeline **stops receiving** any new instructions. However, instructions that entered the pipeline **before** the **if** instruction continue normal execution.
  - The pipeline erases and does not process any further the instruction that was fetched while the **if** instruction was decoded.
- Fetching statements resumes as soon as the if instruction has finished executing, i.e., when the if instruction has completed the output save step.



# Pipeline Execution: An Example

- Consider the program on the right.
- The previous specifications define how this program is executed stepby-step through the pipeline.
- To trace the execution, we need to specify the inputs to the program.
- Program inputs:

• Program outputs:

line 1: load R2 address2 line 2: load R1 address1 line 3: if R1 6 line 4: addi R3 R1 20 line 5: **goto 7** line 6: addi R3 R1 10 line 7: addi R4 R2 5 line 8: store R4 address10 line 9: addi R5 R2 30 line 10: store R5 address11 line 11: add R8 R2 R3 line 12: store R8 address12



# Pipeline Execution: An Example

- Consider the program on the right.
- The previous specifications define how this program is executed stepby-step through the pipeline.
- To trace the execution, we need to specify the inputs to the program.
- Program inputs:
  - address1, let's assume it contains 0.
  - address2, let's assume it contains 10.
- Program outputs:
  - address10
  - address11
  - address12

line 1: load R2 address2 line 2: load R1 address1 line 3: if R1 6 line 4: addi R3 R1 20 line 5: **goto 7** line 6: addi R3 R1 10 line 7: addi R4 R2 5 line 8: store R4 address10 line 9: addi R5 R2 30 line 10: store R5 address11 line 11: add R8 R2 R3 line 12: store R8 address12

line 1:	2 addres	s2 line 6	5: <b>ad</b> d	<b>li R3 R1</b>	10 5 T T S	V OF '	line 11: add R8 R2 R3 TEXAS ARLINGTON line 12: store R8 address12	
line 2:	1 addres	s1 line 7	7: add	li R4 R2	511	I OF	line 12: store R8 address12	
line 3:		line 8	line 8: store R4 address10					
line 4:	line 4: <b>addi R3 R1 20</b>			e: add	li R5 R2 3	30		
line 5:	goto 7		line 2	L0: <b>st</b>	ore R5 a	ddre	ss11	
Time	Fetch	Decode	Operand Fetch	ALU exec.		PC	Notes	

line 2: line 3:	load R if R1 6 addi R	3 R1 20	line 8 line 9	3: <b>sto</b> 9: a <b>dc</b>	li R3 R1 NIVER li R4 R2 re R4 ad li R5 R2 ore R5 a	dres 30	s10	line 11: add R8 R2 R3 TEXAS line 12: store R8 address12
Time	Fetch	Decode	Operand Fetch	ALU exec.		PC	Notes	
1	1	Х	Х	Х	Х	1		

line 1: load R2 address2	line 6: <b>addi R3 R1 10</b>	line 11: add R8 R2 R3 TEXAS ARLINGTON line 12: store R8 address12
line 2: load R1 address1	line 7: addi R4 R2 5	line 12: store R8 address12
line 3: <b>if R1 6</b>	line 8: store R4 address10	
line 4: <b>addi R3 R1 20</b>	line 9: <b>addi R5 R2 30</b>	
line 5: <b>goto 7</b>	line 10: store R5 address11	

Time	Fetch	Decode	Operand Fetch	ALU exec.	Output Save	PC	Notes
1	1	Х	Х	Χ	Х	1	
2	2	1	Х	Х	Х	2	

line 1: load R2 address2	line 6: addi R3 R1 10	line 11: add R8 R2 R3 TEXAS ARLINGTON line 12: store R8 address12
line 2: load R1 address1	line 7: <b>addi R4 R2 5</b>	line 12: store R8 address12
line 3: <b>if R1 6</b>	line 8: store R4 address10	
line 4: <b>addi R3 R1 20</b>	line 9: <b>addi R5 R2 30</b>	
line 5: <b>goto 7</b>	line 10: store R5 address11	

Time	Fetch	Decode	Operand Fetch	ALU exec.	Output Save	PC	Notes
1	1	Х	Х	Х	Х	1	
2	2	1	Х	Х	Х	2	
3	3	2	1	Х	X	3	

line 1: load R2 address2	line 6: addi R3 R1 10	line 11: add R8 R2 R3 TEXAS ARLINGTON line 12: store R8 address12
line 2: load R1 address1	line 7: <b>addi R4 R2 5</b>	line 12: store R8 address12
line 3: <b>if R1 6</b>	line 8: store R4 address10	
line 4: <b>addi R3 R1 20</b>	line 9: <b>addi R5 R2 30</b>	
line 5: <b>goto 7</b>	line 10: store R5 address11	

Time	Fetch	Decode	Operand Fetch			PC	Notes
1	1	Х	Х	Х	X	1	
2	2	1	X	Х	Х	2	
3	3	2	1	Х	Х	3	
4	4	3	2	1	Х	4	

line 1: load R2 address2	line 6: addi R3 R1 10	line 11: add R8 R2 R3 TEXAS ARLINGTON line 12: store R8 address12
line 2: load R1 address1	line 7: <b>addi R4 R2 5</b>	line 12: store R8 address12
line 3: <b>if R1 6</b>	line 8: store R4 address10	
line 4: <b>addi R3 R1 20</b>	line 9: <b>addi R5 R2 30</b>	
line 5: <b>goto 7</b>	line 10: <b>store R5 address11</b>	

Time	Fetch	Decode	Operand Fetch		Output Save	PC	Notes
1	1	Х	X	Χ	Х	1	
2	2	1	X	Х	Х	2	
3	3	2	1	Х	Х	3	
4	4	3	2	1	Х	4	
5	4	3	X	2	1	4	line 3 waits for line 2 to finish.

line 1: load R2 address2	line 6: addi R3 R1 10	line 11: add R8 R2 R3 TEXAS ARLINGTON line 12: store R8 address12
line 2: load R1 address1	line 7: <b>addi R4 R2 5</b>	line 12: store R8 address12
line 3: <b>if R1 6</b>	line 8: store R4 address10	
line 4: <b>addi R3 R1 20</b>	line 9: <b>addi R5 R2 30</b>	
line 5: <b>goto 7</b>	line 10: store R5 address11	

Time	Fetch	Decode	Operand Fetch		Output Save	PC	Notes
1	1	Х	X	Х	Х	1	
2	2	1	Х	Х	Х	2	
3	3	2	1	Х	X	3	
4	4	3	2	1	Х	4	
5	4	3	X	2	1	4	line 3 waits for line 2 to finish.
6	4	3	Х	Х	2	4	
7							
8							
9							

line 1: load R2 address2	line 6: addi R3 R1 10	line 11: add R8 R2 R3 TEXAS ARLINGTON line 12: store R8 address12
line 2: load R1 address1	line 7: <b>addi R4 R2 5</b>	line 12: store R8 address12
line 3: <b>if R1 6</b>	line 8: store R4 address10	
line 4: <b>addi R3 R1 20</b>	line 9: <b>addi R5 R2 30</b>	
line 5: <b>goto 7</b>	line 10: store R5 address11	

Time	Fetch	Decode	Operand Fetch	ALU exec.		PC	Notes
1	1	Х	X	Х	Х	1	
2	2	1	X	Х	Х	2	
3	3	2	1	Х	Х	3	
4	4	3	2	1	Х	4	
5	4	3	Х	2	1	4	line 3 waits for line 2 to finish.
6	4	3	X	Х	2	4	
7	X	X	3	Х	X	4	line 3 moves on. <b>if</b> detected. Stop fetching, flush line 4 from fetch step.
8							
9							

line 1: load R2 address2	line 6: addi R3 R1 10	line 11: add R8 R2 R3 TEXAS ARLINGTON line 12: store R8 address12
line 2: load R1 address1	line 7: <b>addi R4 R2 5</b>	line 12: store R8 address12
line 3: <b>if R1 6</b>	line 8: store R4 address10	
line 4: <b>addi R3 R1 20</b>	line 9: <b>addi R5 R2 30</b>	
line 5: <b>goto 7</b>	line 10: store R5 address11	

Time	Fetch	Decode	Operand Fetch	ALU exec.		PC	Notes
1	1	Х	Х	Х	Х	1	
2	2	1	X	Х	Х	2	
3	3	2	1	Х	X	3	
4	4	3	2	1	X	4	
5	4	3	X	2	1	4	line 3 waits for line 2 to finish.
6	4	3	Х	Х	2	4	
7	Х	X	3	Х	X	4	line 3 moves on. <b>if</b> detected. Stop fetching, flush line 4 from fetch step.
8	Х	Х	X	3	Х	4	
9							

line 1: load R2 address2	line 6: addi R3 R1 10	line 11: add R8 R2 R3 TEXAS ARLINGTON line 12: store R8 address12
line 2: load R1 address1	line 7: <b>addi R4 R2 5</b>	line 12: store R8 address12
line 3: <b>if R1 6</b>	line 8: store R4 address10	
line 4: <b>addi R3 R1 20</b>	line 9: <b>addi R5 R2 30</b>	
line 5: <b>goto 7</b>	line 10: store R5 address11	

Time	Fetch	Decode	Operand Fetch	ALU exec.		PC	Notes
1	1	Х	Х	Х	X	1	
2	2	1	Х	Х	Х	2	
3	3	2	1	Х	X	3	
4	4	3	2	1	Х	4	
5	4	3	Х	2	1	4	line 3 waits for line 2 to finish.
6	4	3	Х	Х	2	4	
7	Х	X	3	Х	Х	4	line 3 moves on. <b>if</b> detected. Stop fetching, flush line 4 from fetch step.
8	Х	X	Х	3	Х	4	
9	Х	Х	X	Х	3	4	

line 1: load R2 address2	line 6: addi R3 R1 10	line 11: add R8 R2 R3 TEXAS ARLINGTON line 12: store R8 address12
line 2: load R1 address1	line 7: <b>addi R4 R2 5</b>	line 12: store R8 address12
line 3: <b>if R1 6</b>	line 8: store R4 address10	
line 4: <b>addi R3 R1 20</b>	line 9: <b>addi R5 R2 30</b>	
line 5: <b>goto 7</b>	line 10: store R5 address11	

Time	Fetch	Decode	Operand Fetch	ALU exec.		PC	Notes
9	Х	Х	Х	Х	3	4	
10	4	X	X	Х	Х	4	if has finished, PC does NOT change.
11	5	4	X	Х	X	5	
12	6	5	4	Х	X	6	
13	Х	X	5	4	X	Х	<b>goto</b> detected. Stop fetching, flush line 6 from fetch step.
14	X	X	X	5	4	Х	
15	X	X	X	Х	5	Х	
16	7	X	X	Х	X	7	goto has finished, PC set to 7.
17	8	7	Х	Х	Х	8	

line 1: load R2 address2	line 6: addi R3 R1 10	line 11: add R8 R2 R3 TEXAS ARLINGTON line 12: store R8 address12
line 2: load R1 address1	line 7: <b>addi R4 R2 5</b>	line 12: store R8 address12
line 3: <b>if R1 6</b>	line 8: store R4 address10	
line 4: <b>addi R3 R1 20</b>	line 9: <b>addi R5 R2 30</b>	
line 5: <b>goto 7</b>	line 10: store R5 address11	

Time	Fetch	Decode	Operand Fetch	ALU exec.		PC	Notes
17	8	7	X	Х	Х	8	
18	9	8	7	Х	Х	9	
19	9	8	X	7	X	9	line 8 waits for line 7 to finish.
20	9	8	X	Х	7	9	
21	10	9	8	Х	X	10	line 8 moves on.
22	11	10	9	8	Х	11	
23	11	10	X	9	8	11	line 10 waits for line 9 to finish.
24	11	10	X	Х	9	11	
25	12	11	10	Х	Х	12	line 10 moves on.

line 1: load R2 address2	line 6: addi R3 R1 10	line 11: add R8 R2 R3 TEXAS ARLINGTON line 12: store R8 address12
line 2: load R1 address1	line 7: <b>addi R4 R2 5</b>	line 12: store R8 address12
line 3: <b>if R1 6</b>	line 8: store R4 address10	
line 4: <b>addi R3 R1 20</b>	line 9: <b>addi R5 R2 30</b>	
line 5: <b>goto 7</b>	line 10: store R5 address11	

Time	Fetch	Decode	Operand Fetch	ALU exec.		PC	Notes
25	12	11	10	Х	X	12	line 10 moves on.
26	Х	12	11	10	Х	Х	no more instructions to fetch.
27	Х	12	X	11	X	Х	line 12 waits for line 11 to finish.
28	Х	12	X	Х	11	Х	
29	Х	Х	12	Х	X	Х	line 12 moves on.
30	Х	Х	X	12	Х	Х	
31	Х	Х	X	Х	12	Х	
32							program execution has finished!



line 1: load R2 address2

line 2: load R1 address1

line 3: if R1 6

line 4: addi R3 R1 20

line 5: goto 7

line 6: addi R3 R1 10

line 7: addi R4 R2 5

line 8: store R4 address10

line 9: addi R5 R2 30

line 10: store R5 address11

line 11: add R8 R2 R3

- Reordering of instructions can be done by a compiler, as long as the compiler knows how instructions are executed.
- The goal of reordering is to obtain more efficient execution through the pipeline, by reducing dependencies.
- Obviously, reordering is not allowed to change the **meaning** of the program.
- What is the **meaning** of a program?



# Meaning of a Program

line 1: load R2 address2

line 2: load R1 address1

line 3: if R1 6

line 4: addi R3 R1 20

line 5: goto 7

line 6: addi R3 R1 10

line 7: addi R4 R2 5

line 8: store R4 address10

line 9: addi R5 R2 30

line 10: store R5 address11

line 11: add R8 R2 R3

- What is the **meaning** of a program?
- A program can be modeled mathematically as a function, that takes specific input and produces specific output.
- In this program, what is the input? Where is information stored that the program accesses?
- What is the output? What is information left behind by the program?



## Meaning of a Program

line 1: load R2 address2

line 2: load R1 address1

line 3: if R1 6

line 4: addi R3 R1 20

line 5: goto 7

line 6: addi R3 R1 10

line 7: addi R4 R2 5

line 8: store R4 address10

line 9: addi R5 R2 30

line 10: store R5 address11

line 11: add R8 R2 R3

- What is the **meaning** of a program?
- A program can be modeled mathematically as a function, that takes specific input and produces specific output.
- In this program, what is the input? Where is information stored that the program accesses?
  - address1 and address2.
- What is the output? What is information left behind by the program?
  - address10, address11, address12.



line 1: load R2 address2

line 2: load R1 address1

line 3: if R1 6

line 4: addi R3 R1 20

line 5: goto 7

line 6: addi R3 R1 10

line 7: addi R4 R2 5

line 8: store R4 address10

line 9: addi R5 R2 30

line 10: store R5 address11

line 11: add R8 R2 R3

- Reordering is not allowed to change the **meaning** of a program.
- Therefore, when given the same input as the original program, the reordered program must produce same output as the original program.
- Therefore, the re-ordered program must ALWAYS leave the same results as the original program on address10, address11, address12, as long as it starts with the same contents as the original program on address1 and address2.



line 1: load R2 address2

line 2: load R1 address1

line 3: if R1 6

line 4: addi R3 R1 20

line 5: goto 7

line 6: addi R3 R1 10

line 7: addi R4 R2 5

line 8: store R4 address10

line 9: addi R5 R2 30

line 10: store R5 address11

line 11: add R8 R2 R3

- Reordering of instructions can be done by a compiler, as long as the compiler knows how instructions are executed.
- How can we rearrange the order of instructions?
- Heuristic approach: when we find an instruction A that needs to wait on instruction B:
  - See if instruction B can be moved earlier.
  - See if some later instructions can be moved ahead of instruction A.



line 1: load R2 address2

line 2: load R1 address1

line 3: if R1 6

line 4: addi R3 R1 20

line 5: goto 7

line 6: addi R3 R1 10

line 7: addi R4 R2 5

line 8: store R4 address10

line 9: addi R5 R2 30

line 10: store R5 address11

line 11: add R8 R2 R3

- What is the first instruction that has to wait?
- What can we do for that case?



line 1: load R2 address2

line 2: load R1 address1

line 3: if R1 6

line 4: addi R3 R1 20

line 5: goto 7

line 6: addi R3 R1 10

line 7: addi R4 R2 5

line 8: store R4 address10

line 9: addi R5 R2 30

line 10: store R5 address11

line 11: add R8 R2 R3

- What is the first instruction that has to wait?
  - line 3 needs to wait on line 2.
- What can we do for that case?
  - Swap line 2 and line 1, so that line 2 happens earlier.



line 1: load R2 address2

line 2: load R1 address1

line 3: if R1 6

line 4: addi R3 R1 20

line 5: goto 7

line 6: addi R3 R1 10

line 7: addi R4 R2 5

line 8: store R4 address10

line 9: addi R5 R2 30

line 10: store R5 address11

line 11: add R8 R2 R3

- What is another instruction that has to wait?
- What can we do for that case?



line 1: load R2 address2

line 2: load R1 address1

line 3: if R1 6

line 4: addi R3 R1 20

line 5: goto 7

line 6: addi R3 R1 10

line 7: addi R4 R2 5

line 8: store R4 address10

line 9: addi R5 R2 30

line 10: store R5 address11

line 11: add R8 R2 R3

- What is another instruction that has to wait?
  - line 8 needs to wait on line 7.
- What can we do for that case?
  - We can move line 9 and line 11 ahead of line 8.



#### Result of Reordering

line 1: load R2 address2

line 2: load R1 address1

line 3: if R1 6

line 4: addi R3 R1 20

line 5: goto 7

line 6: addi R3 R1 10

line 7: addi R4 R2 5

line 8: store R4 address10

line 9: addi R5 R2 30

line 10: store R5 address11

line 11: add R8 R2 R3

line 12: store R8 address12

line 1 (old 2): load R1 address1 line 2 (old 1): load R2 address2 line 3 (old 3): **if R1 6** line 4 (old 4): addi R3 R1 20 line 5 (old 5): goto 7 line 6 (old 6): addi R3 R1 10 line 7 (old 7): addi R4 R2 5 line 8 (old 9): addi R5 R2 30 line 9 (old 11): add R8 R2 R3 line 10 (old 8): store R4 address10 line 11 (old 10): store R5 address11 line 12 (old 12): store R8 address12

line 1: load R1 address1	line 6: addi R3 R1 10	line 11: <b>store R5 address11</b> TEXAS ARLINGTON line 12: <b>store R8 address12</b>
line 2: load R2 address2	line 7: <b>addi R4 R2 5</b>	line 12: store R8 address12
line 3: <b>if R1 6</b>	line 8: <b>addi R5 R2 30</b>	
line 4: <b>addi R3 R1 20</b>	line 9: add R8 R2 R3	
line 5: <b>goto 7</b>	line 10: store R4 address10	

Time	Fetch	Decode	Operand Fetch	ALU exec.		PC	Notes
1	1	Х	Х	Х	Х	1	
2	2	1	X	Х	Х	2	
3	3	2	1	Х	Х	3	
4	4	3	2	1	Х	4	
5	4	3	Х	2	1	4	line 3 waits for line 1 to finish.
6	Х	X	3	Х	2	4	line 3 moves on. <b>if</b> detected. Stop fetching, flush line 4 from fetch step.
7	X	X	X	3	X	4	
8	X	X	X	Х	3	4	
9	4	X	X	Х	X	4	if has finished, PC does NOT change.

line 1: load R1 address1	line 6: <b>addi R3 R1 10</b> UNIVERSITY OF line 7: <b>addi R4 R2 5</b>	line 11: store R5 address11
line 2: load R2 address2	line 7: <b>addi R4 R2 5</b>	line 12: store R8 address12
line 3: <b>if R1 6</b>	line 8: <b>addi R5 R2 30</b>	
line 4: <b>addi R3 R1 20</b>	line 9: <b>add R8 R2 R3</b>	
line 5: <b>goto 7</b>	line 10: store R4 address10	

Time	Fetch	Decode	Operand Fetch	ALU exec.		PC	Notes
9	4	X	Х	Х	Х	4	if has finished, PC does NOT change.
10	5	4	Х	Х	Х	5	
11	6	5	4	Х	Х	6	
12	Х	X	5	4	Х	X	<b>goto</b> detected. Stop fetching, flush line 6 from fetch step.
13	Х	X	X	5	Х	Х	
14	Х	X	X	Х	5	Х	
15	7	X	X	Х	Х	7	goto has finished, PC set to 7.
16	8	7	X	Х	Х	8	
17	9	8	7	Х	Х	9	

line 1: load R1 address1	line 6: <b>addi R3 R1 10</b> UNIVERSITY OF line 7: <b>addi R4 R2 5</b>	line 11: <b>store R5 address11</b>
line 2: load R2 address2	line 7: <b>addi R4 R2 5</b>	line 12: store R8 address12
line 3: <b>if R1 6</b>	line 8: <b>addi R5 R2 30</b>	
line 4: <b>addi R3 R1 20</b>	line 9: add R8 R2 R3	
line 5: <b>goto 7</b>	line 10: <b>store R4 address10</b>	

Time	Fetch	Decode	Operand Fetch		Output Save	PC	Notes
17	9	8	7	Х	X	9	
18	10	9	8	7	Х	10	
19	11	10	9	8	7	11	
20	12	11	10	9	8	12	
21	Х	12	11	10	9	Х	
22	Х	Х	12	11	10	Х	
23	X	Х	Х	12	11	Х	
24	Х	Х	X	Х	12	Х	
25							program execution has finished!

Execution took 24 clock ticks.

Compare to 31 ticks for the original program.



#### Review: Example .gdbinit

```
set architecture arm
target remote :1234
symbol-file example.elf
b _start
```

- Sets architecture to arm (default is x86)
- Connects to QEMU process via port 1234
- Loads symbols (labels, etc.) from the ELF file called example.elf
- Puts breakpoint at label \_start



#### **Review: GDB Commands**

#### • b label

Sets a breakpoint at a specific label in your source code file. In practice, for some weird reason, the code actually breaks not at the label that you specify, but after executing the next line.

• b line number

Sets a breakpoint at a specific line in your source code file. In practice, for some weird reason, the code actually breaks not at the line that you specify, but at the line right after that.

- C Continues program execution until it hits the next breakpoint.
- i r

Shows the contents of all registers, in both hexadecimal and decimal representations; short for info registers

• list

Shows a list of instructions around the line of code that is being executed.

• quit

This command quits the debugger, and exits GDB.

• stepi

This command executes the next instruction.

- set \$register=val set \$pc=0
   This command updates a register to be equal to val, for example, to restart your program, set the PC to 0
- monitor quit

Send the remote monitor (e.g., QEMU in our case) a command, in this case, tell QEMU to terminate; Call this before quiting gdb so that the QEMU process gets killed!



#### Basic Function Call Example

```
int ex(int g, int h, int i, int j) {
    int f;
    f = (g + h) - (i + j);
    return f;
}
```

$$r0 = g, r1 = h, r2 = I, r3 = j, r4 = f$$



#### Basic Function Call Example Assembly

ex:	; label for function name
SUB sp, sp, #12	; adjust stack to make room for 3 items
STR r6, [sp,#8]	; save register r6 for use afterwards
STR r5, [sp,#4]	; save register r5 for use afterwards
STR r4, [sp,#0]	; save register r4 for use afterwards
ADD r5,r0,r1	; register r5 contains g + h

```
ADD r6,r2,r3 ; register r6 contains i + j

SUB r4,r5,r6 ; f gets r5 - r6, ie: (g + h) - (i + j)

MOV r0,r4 ; returns f (r0 = r4)
```

```
LDR r4, [sp,#0] ; restore register r4 for caller
LDR r5, [sp,#4] ; restore register r5 for caller
LDR r6, [sp,#8] ; restore register r6 for caller
ADD sp,sp,#12 ; adjust stack to delete 3 items
MOV pc, lr ; jump back to calling routine
```



#### **Basic Function Output**

rO	Oxffffff	c	-4	G	(a	+	h)	_	(i	+	÷)
r1	0x4	4		C	-				( -	•	، ر
r2	0x6	6		G	r0	=	g				
r3	0x7	7		Q	r1	_	h				
r4	0x0	0		G	<u>т</u> т	_	11				
r5	0x0	0		g	r2	=	i				
r6	0x0	0		0			<u>.</u>				
r7	0x0	0		a	r3	=	J				
r8	0x0	0		Q	r4	=	f				
r9	0x0	0		Ũ					_		
r10	0x0	0					ma	DV	r0,	#5	)
r11	0x0	0					mc	77	r1,	₩Δ	
r12	0x0	0					IIIC		⊥⊥ <b>,</b>	Τ	:
sp	0x10000	0x10000	<_start>				mc	DV	r2,	#6	)
lr	0x1001c	65564								щ –	,
рс	0x1001c	0x1001c	<iloop></iloop>				IIIC	V ر	r3,	# /	
cpsr	0x400001d	13	1073742291				mc	VC	r4,	# C	)
									•		

CSE2312, Fall 2014



#### Basic Function Call Example Stack




FIGURE 2.10 The values of the stack pointer and the stack (a) before, (b) during, and (c) after the procedure call. The stack pointer always points to the "top" of the stack, or the last word in the stack in this drawing.

# Recursive Function Example: Factorial ARLINGTON

 How do we write function factorial in C, as a recursive function?

```
int factorial(int N)
{
    if (N== 0) return 1;
    return N* factorial(N -1);
}
```

• How do we write function factorial in assembly?

@ factorial main body
mov r4, r0
cmp r4, #0
moveq r0, #1
beq factorial\_exit

sub r0, r4, #1 bl factorial mov r5, r0 mul r0, r5, r4

# Recursive Function Example: Factorial ARLINGTON

```
@ factorial preamble
fact: push {r4,r5,lr}
    @ factorial body
    mov r4, r0
    cmp r4, #0
    moveq r0, #1
    beq fact exit
    sub r0, r4, #1
    bl fact
    mov r5, r0
    mul r0, r5, r4
```

```
@ factorial wrap-up
fact_exit:
   pop {r4,r5,lr}
   bx lr
```

Breakpoint 2, fact () at		r8	0x0	0		
example2.s:12,	mov r4,	, r0	r9	0x0	0	
(gdb) i r			r10	0x0	0	
rO	0x5	5	r11	0x0	0	
rl	0x183	387	r12	0x0	0	
r2	0x100	256	sp	0xfff4	Oxfff	- 4
r3	0x0	0	lr	0x1000c	65548	3
r4	0x0	0	рс	0x10014	0x100	14 <fact+4></fact+4>
r5	0x0	0	cpsr	0x600001	d3	1610613203
r6	0x0	0				
r7	0x0	0				

Breakpoint 2, fact () at		r8	0x0	0	
example2.s:12, mov r4, r0			r9	0x0	0
(gdb) i r			r10	0x0	0
rO	0x4	4	r11	0x0	0
r1	0x183	387	r12	0x0	0
r2	0x100	256	sp	0xffe8	0xffe8
r3	0x0	0	lr	0x1002c	65580
r4	0x5	5	рс	0x10014	0x10014 <fact+4></fact+4>
r5	0x0	0	cpsr	0x200001	.d3 536871379
r6	0x0	0			
r7	0x0	0			

Breakpoint 2, 1			r8	0x0 0	
example2.s:12,	mov r4,	rO	r9	0x0 0	
(gdb) i r			r10	0x0 0	
rO	0x3	3	r11	0x0 0	
rl	0x183	387	r12	0x0 0	
r2	0x100	256	sp	Oxffdc	Oxffdc
r3	0x0	0	lr	0x1002c	65580
r4	0x4	4	рс	0x10014	0x10014 <fact+4></fact+4>
r5	0x0	0	cpsr	0x200001d3	536871379
r6	0x0	0			

 $0 \times 0$ 

0

Breakpoint 2, 1			r8	0x0 0	
example2.s:12,	mov r4,	r0	r9	0x0 0	
(gdb) i r			r10	0x0 0	
rO	0x2	2	r11	0x0 0	
r1	0x183	387	r12	0x0 0	
r2	0x100	256	sp	0xffd0	0xffd0
r3	0x0	0	lr	0x1002c	65580
r4	0x3	3	рс	0x10014	0x10014 <fact+4></fact+4>
r5	0x0	0	cpsr	0x200001d3	536871379
r6	0x0	0			

 $0 \times 0$ 

0

<u>.</u>
4 <fact+4></fact+4>
.379

 $0 \times 0$ 

0

Breakpoint 2, 1			r8	0x0 0	
example2.s:12,	mov r4,	r0	r9	0x0 0	
(gdb) i r			r10	0x0 0	
rO	0x0	0	r11	0x0 0	
rl	0x183	387	r12	0x0 0	
r2	0x100	256	sp	0xffb8	0xffb8
r3	0x0	0	lr	0x1002c	65580
r4	0x1	1	рс	0x10014	0x10014 <fact+4></fact+4>
r5	0x0	0	cpsr	0x200001d3	536871379
r6	0x0	0			

 $0 \times 0$ 

0

Breakpoint 2, fact () at				r8	0x0 0	
example2.s:12, mov r4, r0			r0	r9	0x0 0	
	(gdb) i r			r10	0x0 0	
	rO	0x78	120	r11	0x0 0	
	rl	0x183	387	r12	0x0 0	
	r2	0x100	256	sp	0x10000	0x10000 <_start>
	r3	0x0	0	lr	0x1000c	65548
	r4	0x0	0	рс	0x1000c	0x1000c <iloop></iloop>
	r5	0x0	0	cpsr	0x600001d3	1610613203
	r6	0x0	0			

 $0 \times 0$ 

0

Stack after final return:

Oxff90:	0	0	0	0
Oxffa0:	0	0	0	0
0xffb0:	0	0	1	0
Oxffc0:	65580	2	0	65580
0xffd0:	3	0	65580	4
Oxffe0:	0	65580	5	0
Oxfff0:	65580	0	0	65548
0x10000				



#### String Output

- So far we have seen character input/output
- That is, one char at a time
- What about strings (character arrays, i.e., multiple characters)?
- Strings are stored in memory at consecutive addresses
  - Like arrays that we saw last time

```
string_abc:
```

```
.asciz "abcdefghijklmnopqrstuvwxyz\n\r"
.word 0x00
```

ADDR	Byte 3	Byte 2	Byte 1	Byte 0
0x1000	`d'	`c′	<b>`</b> b <b>'</b>	<b>`</b> a′
0x1004	`h′	<b>`</b> g <b>′</b>	`f'	'e'
0x1008	<b>`</b> l'	`k'	`j′	`i'
0x100c	<b>`</b> p <b>′</b>	`o'	<b>`</b> n′	<b>`</b> m <b>′</b>
0x1010	`t'	`s'	`r'	<b>`</b> q <b>′</b>
0x1014	`x'	`w'	` <sub>V</sub> ′	<b>`</b> u′
0x1018	'\r'	<b>`</b> \n'	`z′	<b>`</b> Y <b>'</b>



#### Assembler Output

0001012e <string_abc>:</string_abc>						
1012e: 64636261 strbtvs	r6, [r3], #-609; 0x261					
10132: 68676665 stmdavs	r7!, {r0, r2, r5, r6, r9, sl, sp,					
lr}^						
10136: 6c6b6a69 stclvs	10, cr6, [fp], #-420; 0xfffffe5c					
1013a: 706f6e6d rsbvc	r6, pc, sp, ror #28					
1013e: 74737271 ldrbtvc	r7, [r3], #-625; 0x271					
10142: 78777675 ldmdavc	r7!, {r0, r2, r4, r5, r6, r9, sl,					
ip, sp, lr}^						
10146: 0d0a7a79 vstreq	s14, [s1, #-484] ; 0xfffffe1c					
1014a: 00000000 andeq	r0, r0, r0					



#### **Printing Strings**

@ assumes r0 contains uart data register address rl should contain **address of** first character of string Ø @ to display; stop if  $\overline{0 \times 00}$  ('\0') seen print string: push {r1,r2,lr} str out: ldrb r2, [r1] cmp r2,#0x00 @  $' \ = 0x00$ : null character? beq str done @ if yes, quit str r2,[r0] @ otherwise, write char of string add r1,r1,#1 @ go to next character b strout @ repeat str done: pop {r1,r2,lr} bx lr